[PATCH v5 0/8] add Voyager board support

Ben Zong-You Xie ben717 at andestech.com
Mon Jun 9 05:06:07 PDT 2025


On Fri, Jun 06, 2025 at 05:00:06PM +0100, Conor Dooley wrote:
> [EXTERNAL MAIL]

> Date: Fri, 6 Jun 2025 17:00:06 +0100
> From: Conor Dooley <conor at kernel.org>
> To: Ben Zong-You Xie <ben717 at andestech.com>
> Cc: paul.walmsley at sifive.com, palmer at dabbelt.com, aou at eecs.berkeley.edu,
>  alex at ghiti.fr, robh at kernel.org, krzk+dt at kernel.org, conor+dt at kernel.org,
>  tglx at linutronix.de, daniel.lezcano at linaro.org,
>  prabhakar.mahadev-lad.rj at bp.renesas.com, devicetree at vger.kernel.org,
>  linux-riscv at lists.infradead.org, linux-kernel at vger.kernel.org,
>  tim609 at andestech.com
> Subject: Re: [PATCH v5 0/8] add Voyager board support
> 
> On Mon, Jun 02, 2025 at 02:07:39PM +0800, Ben Zong-You Xie wrote:
> > The Voyager is a 9.6” x 9.6” Micro ATX form factor development board
> > including Andes QiLai SoC. This patch series adds minimal device tree
> > files for the QiLai SoC and the Voyager board [1].
> > 
> > Now only support basic uart drivers to boot up into a basic console. Other
> > features will be added later.
> > 
> > [1] https://www.andestech.com/en/products-solutions/andeshape-platforms/qilai-chip/
> 
> Ball is in your court now, after rc1 make a tree and get it in
> linux-next, and then send a pr to soc at kernel.org with this new content.
> Perhaps the defconfig should go separately, I can take that one if you
> want.
> 
> Cheers,
> Conor.

Hi Conor,

Thanks for your guidance on these patches. I will send a PR to
soc at kernel.org as you suggested.

For the defconfig patch, I'm happy for you to handle it. Just let me
know if there's anything specific you'd like me to include.

Thanks,
Ben



More information about the linux-riscv mailing list
OSZAR »